Computer Science Topics
Postgraduate level — Computer Science
Choose question count and time — session stays in your browser only.
filter_alt Topics
Basic Computers
Algorithms
Data Structures
Operating Systems
DBMS
Computer Networks
quiz Questions
Q171
An electronics engineer uses a 4-variable Karnaugh Map (K-Map) to simplify a Boolean expression. If the minterms are located at positions m(0, 1, 2, 3, 5, 7, 8, 9, 10, 11), what is the minimum number of prime implicants (groups of sizes 8 or 4) required to cleanly cover all the 1s?
1
2
3
4
Explanation
Plotting on a 4-variable K-map shows that rows 0 and 2 combine with all columns to form an octet of size 8 covering m(0,1,2,3,8,9,10,11). The remaining minterms m(5,7) combine with m(1,3) to form a quad of size 4. Thus, exactly 2 prime implicants (one octet and one quad) cover the entire map layout.
Q172
A digital circuit processes data using the 4-bit binary sequence 1101. What is the exact configuration profile when this value is cleanly converted into Gray Code?
1111
1011
1001
1110
Explanation
To convert Binary (B₃B₂B₁B₀) to Gray (G₃G₂G₁G₀): Keep the MSB: G₃ = B₃ = 1. Then XOR adjacent bits: G₂ = B₃ ⊕ B₂ = 1 ⊕ 1 = 0. G₁ = B₂ ⊕ B₁ = 1 ⊕ 0 = 1. G₀ = B₁ ⊕ B₀ = 0 ⊕ 1 = 1. The result is 1011.
Q173
Which logic gate combination layout functions natively as a 'Universal Gate', capable of synthesizing any alternate Boolean algebra execution matrix exclusively on its own?
AND and OR gates layout
NAND and NOR gates matrix
XOR and XNOR logic clusters
Buffer and Inverter pipeline arrays
Explanation
NAND and NOR gates are classified structurally as universal logic gates because any foundational logic function (AND, OR, NOT) can be entirely built utilizing clusters of only that specific gate type.
Q174
An internal CPU memory subsystem executes with a cache hit rate of exactly 85%. The cache memory speed is 4 nanoseconds (ns), while tracking misses require fetching data from main memory, which exhibits a latency of 40 nanoseconds (ns). What is the exact Effective Memory Access Time (EMAT) calculated for this processing layout?
5.6 nanoseconds
9.4 nanoseconds
11.2 nanoseconds
34.0 nanoseconds
Explanation
EMAT Formula = (Hit Rate × Cache Latency) + (Miss Rate × Main Memory Latency). Miss Rate = 1 - 0.85 = 0.15. Calculation: (0.85 × 4 ns) + (0.15 × 40 ns) = 3.4 ns + 6.0 ns = 9.4 nanoseconds.
Q175
In high-level storage architectures, a system partition profile updates its data metrics allocation to exactly 2.5 Terabytes (TB). What is the mathematically equivalent size of this allocation when scaled directly in Gigabytes (GB) inside standard binary computing frameworks?
2500 GB
2560 GB
2048 GB
5120 GB
Explanation
In standardized binary computing scales, 1 Terabyte (TB) is equal to exactly 1024 Gigabytes (GB). Therefore, 2.5 TB × 1024 GB/TB = 2560 Gigabytes.
Q176
An output function simplified using a 3-variable Karnaugh Map (K-Map) maps minterms at positions m(1, 3, 5, 7). Which core algebraic grouping configuration represents the most minimized Boolean expression output?
X'Z + YZ
Z
X + Y'Z
XYZ
Explanation
Mapping m(1, 3, 5, 7) on a 3-variable K-Map (variables X, Y, Z where X is the MSB) forms a single quad of size 4 across the columns where Z = 1. This completely eliminates X and Y parameters, minimizing cleanly to just 'Z'.
Q177
A digital execution array tracks processing metrics via the 4-bit Binary Coded Decimal (BCD) standard layout. What is the mathematically equivalent binary stream configuration profile for the decimal number 79 when packed natively into BCD?
0100 1111
0111 1001
1001 0111
0011 1001
Explanation
The BCD architecture encodes each individual decimal digit independently into its direct 4-bit binary equivalent vector track. Decimal 7 maps cleanly to 0111, and decimal 9 maps cleanly to 1001. Combining them sequentially yields 0111 1001.
Q178
Which fundamental basic computer peripheral device functions as a specialized non-impact vector output terminal designed natively to draw continuous complex engineering blueprints using autonomous plotting pens?
Flatbed digitizer engine
Plotter
Dot Matrix striking head
Laser photoreceptor drum
Explanation
A Plotter is a specialized vector-graphic output device that renders high-precision continuous line graphics, structural layouts, and engineering blueprints directly onto oversized paper layers using motorized ink pens, unlike standard raster pixel printing units.
Q179
The integration of Ultra Large Scale Integration (ULSI) technology, consolidating tens of millions of transistor gates cleanly onto a single microprocessor chip, archaeologically defines which computing generation parameter natively?
Third Generation layout tracking
Fourth Generation micro grid
Fifth Generation architecture phase
Sixth Generation neural matrix
Explanation
The Fifth Generation of basic computing architectures is characteristically defined by the transition into ULSI chip layouts, mass multi-core parallel processing streams, and the formative baseline tracking frameworks of artificial intelligence architectures.
Q180
A specialized computer storage channel exhibits an internal bus path layout width of exactly 64 bits. If the hardware execution clock updates at a frequency of 800 MHz, what is the maximum theoretical data transfer throughput speed achievable across this hardware setup?
1600 MB/s
3200 MB/s
6400 MB/s
12800 MB/s
Explanation
Throughput Calculation Steps: Convert Bus Width down into Bytes: 64 bits / 8 = 8 Bytes. Throughput = Bus Width (in Bytes) × Clock Frequency Speed = 8 Bytes × 800 MHz = 6400 MB/s. Converting via binary scaling layouts: 6400 / 1000 = exactly 6.4 GB/s (or 6400 MB/s).